Resonant interband tunneling diodes on silicon substrates are demonstrated using a Si/Si 0.5 Ge 0.5 /Si heterostructure grown by low temperature molecular beam epitaxy which utilized both a central intrinsic spacer and ␦-doped injectors. A low substrate temperature of 370°C was used during growth to ensure a high level of dopant incorporation. A B ␦-doping spike lowered the barrier for holes to populate the quantum well at the valence band discontinuity, and an Sb ␦-doping reduces the doping requirement of the n-type bulk Si by producing a deep n ϩ well. Samples studied from the as-grown wafers showed no evidence of negative differential resistance ͑NDR͒. The effect of postgrowth rapid thermal annealing temperature was studied on tunnel diode properties. Samples which underwent heat treatment at 700 and 800°C for 1 min, in contrast, exhibited NDR behavior. The peak-to-valley current ratio ͑PVCR͒ and peak current density of the tunnel diodes were found to depend strongly on ␦-doping placement and on the annealing conditions. PVCRs ranging up to 1.54 were measured at a peak current density of 3.2 kA/cm
Recent demonstrations of high speed and low power resonant tunneling diode/transistor circuits [1] [2] [3] have shown how the tunnel diode can boost the performance of a transistor technology. The utility of the tunnel diode has been realized since the early nineteen sixties, 4 but today tunnel diodes are used only in discrete form and for niche applications, such as high speed pulse and edge generation. 5 The drawback to the tunnel diode has long been the difficulty in controlling peak current 6 and the lack of an integrated circuit process. 4 This letter demonstrates Si/Si 0.5 Ge 0.5 /Si resonant interband tunneling diodes ͑RITD͒. The diodes studied were fabricated using molecular beam epitaxy ͑MBE͒ and incorporated a device structure suitable for integration with complementary metal-oxide-semiconductor ͑CMOS͒ or Si/ SiGe heterojunction bipolar technology. With this type of device it appears that the performance benefits of an integrated Si tunnel diode/transistor technology can now be explored. The five key points to this SiGe RITD design are: ͑i͒ an intrinsic tunneling barrier, ͑ii͒ ␦-doped injectors, ͑iii͒ offset of the ␦-doping planes from the heterojunction interfaces, ͑iv͒ low temperature molecular beam epitaxial growth ͑LT-MBE͒, and ͑v͒ postgrowth rapid thermal annealing ͑RTA͒ for dopant activation and/or point defect reduction.
The benchmark room temperature peak-to-valley current ratio ͑PVCR͒ for alloyed Esaki tunnel diodes in Si 7 is about 4.0 and in Ge 8 is 8.3. However, the benchmark in epitaxially grown Si-based tunnel diodes is a PVCR of only 1.2 for a resonant tunneling diode which employed a relaxed buffer layer. 9 But, the highest reported PVCR of any tunnel diode ͑144͒ used an RITD configuration in the InGaAs/InAlAs material system. 10 Schematic diagrams of the RITDs examined in this study are shown in Fig. 1 . The diodes studied here are similar to an RITD embodiment originally proposed by Sweeny and Xu, 11 making use of Sb and B ␦-doping planes, and the Si/SiGe valence band discontinuity to achieve confined states. Figure 1͑a͒ shows one configuration of the RITD, TD1, which employed a 4 nm undoped Si 0.5 Ge 0.5 tunneling barrier and ␦-doping planes at the Si/SiGe heterointerface. Figure 1͑b͒ shows another configuration, TD2, which was identical to TD1 described above, except that both ␦-doping planes were offset from the Si/SiGe heterointerface with 1 nm of undoped Si on either side of the Si 0.5 Ge 0.5 tunneling barrier.
The variation in ␦-doping placement between TD1 and TD2 was chosen because of two issues relevant to the RITDs of this study: the effects of growth interruption and dopant outdiffusion. A ␦-doped layer is in essence a stop growth. Stop growths are commonly employed to smoothen the growth front profile and reduce heterojunction roughness. 12, 13 During a stop growth, the growth rate drops considerably, but the impurity accumulation rate rises dramatically, which has been shown to quench quantum well photoluminescence. 13 Also, dopant outdiffusion from the ␦-doped spike is expected to be preferentially oriented towards the undoped central Si 0.5 Ge 0.5 spacer, rather than the highly doped outer Si injector layers, due to the concentration gradient. Furthermore, Sb diffusion 14, 15 has been shown to be enhanced with increased Ge content whereas B diffusion 16 has been shown to be suppressed with the addition of Ge.
Thus, the placement of the ␦-doped layers offset from the Si 0.5 Ge 0.5 spacer using undoped Si in TD2 was expected to minimize these effects and to provide a higher quality tunneling barrier with reduced defects and higher PVCR. The data presented in this study supports this supposition ͑see Table I͒ .
It is well known that dopants such as Sb can segregate during MBE growth, yielding undesirably broadened ␦-doping profiles. Hobart et al. found that dopant segregation could be suppressed by lowering the growth temperature. 17 Provided the layers are sufficiently thin, crystalline growth has been shown to occur even for extremely low temperatures ͑150 nm at 325°C is a typical thickness͒. 18 A short postgrowth anneal has been shown to be sufficient to activate the dopants and also to anneal out point defects. 19 Therefore, in order to maximize the degeneracy of the ␦-doping and bulk doping levels of the diodes in this study, a low substrate temperature of 370°C was chosen with the understanding that an increase in point defect density might accompany the elevated doping levels. Epitaxial growth was achieved with a specially designed MBE growth system 20 using elemental Si and Ge in e-beam sources, elemental Sb in a standard Knudsen cell and elemental B in a high temperature Knudsen cell. The structures were grown on 75 mm B-doped (ϭ0.015Ϫ0.04 ⍀ cm) Si͑100͒ wafers. Prior to growth, the substrates were prepared using a cleaning technique previously described. 21 Base pressure of the MBE growth system was 5ϫ10 Ϫ9 Pa and typical pressure during growth was 6ϫ10 Ϫ7 Pa. The growths were initiated with a 1 nm undoped Si buffer layer grown at 700°C. The substrate temperature was then lowered to 540°C for the growth of a 70 nm B-doped p ϩ -Si (2 ϫ10 19 /cm 3 ) layer. The substrate temperature was further reduced to 370°C for the remainder of the sample growth.
This included a B ␦-doped layer (7ϫ10 , and a 100 nm Sb-doped n ϩ -Si (4ϫ10 19 /cm 3 ) contact layer. All regions of the sample were grown at a rate of 0.1 nm/s with the exception of the Si 0.5 Ge 0.5 spacer, which was grown at 0.08 nm/s.
Prior to device fabrication, portions of the wafers were annealed using a forming gas ambient in an AG Associates Heatpulse 610 RTA furnace at 600, 700, or 800°C. All anneal times were held constant at 1 min. A series of Al dots with 18, 50, and 75 m diameters were patterned on the surface of the wafers via a standard contact lithography/ liftoff process. A buffered oxide etch was used prior to metallization. Using the Al dots as a self-aligned mask, a series of mesas were etched in a CF 4 /O 2 plasma which resulted in some undercutting of the metal mask. Finally, an Al backside contact was thermally evaporated on all of the samples. Figure 2 shows a calculated band diagram of tunnel diode TD2 described in Fig. 1͑b͒ . The ␦-doped regions are assumed broadened over 1 nm with a dopant activation of 50%. The effective-mass Schrödinger equation and corresponding quantum charge is solved for each band and iterated to convergence with Poisson's equation. The strain in the Si 0.5 Ge 0.5 splits the light hole and heavy hole bands by 80 meV, and it splits the X z and X xy valleys of the conduction band by 310 meV where z is the direction of crystal growth.
The ␦-doping provides two charge planes which determine the builtin voltage across the tunnel region. The Sb ␦-doping reduces the doping requirement of the n-type bulk Si by producing a deep n ϩ well. The heterojunction provides a corresponding p ϩ well in the valence band, and the B ␦ doping reduces the barrier to holes entering the well. The light-and heavy-hole states align with the X z electron state at 0.30 and 0.34 V, respectively. The peak current is assumed to occur in this range of voltages.
Current-voltage (I -V) characteristics were measured with an HP 4142 Semiconductor Parameter Analyzer and a Tektronix curve tracer. All measurements were compared on both systems for consistency. The as-grown RITDs showed no signs of NDR, and exhibited I -V characteristics of leaky backward diodes.
In contrast, samples which were annealed at 700 and 800°C exhibited room temperature NDR behavior ͑Table I and Fig. 3͒ . TD2 was also annealed at 600°C and only showed a plateau in its I -V characteristics near the peak voltage where NDR was observed for the samples annealed at 700 and 800°C. Furthermore, from Table I , lower PVCR and peak current density ͑by an order of magnitude͒ is observed for annealing temperatures as high as 800 vs 700°C. A key observation is that the peak current density can be engineered during postgrowth processing with a short high temperature anneal. Optimal annealing temperatures appear to be between 600 and 800°C, perhaps close to the 700°C employed here. An interesting trend was found among the samples tracking the placement of the ␦-doping plane. TD1, the structure with the ␦ doping placed at the heterointerface, was found to have PVCRs which ranged up to 1.21 with a peak current density of 2.1 kA/cm 2 and 1.35 with a peak current density of 470 A/cm 2 when annealed at 700 and 800°C, respectively. TD2, where the ␦ doping was offset 1 nm from the SiGe/Si heterointerface, exhibited PVCRs up to 1.54 with a peak current density of 3.2 kA/cm 2 and 1.30 with a peak current density of 470 A/cm 2 when annealed at 700 and 800°C, respectively. With the exception of the 75-m-diam diode from TD1 annealed at 800°C, the performance of the remainder of the devices appeared to improve with the ␦-doping plane offset 1 nm away from the Si/SiGe heterointerface. The aforementioned discrepancy in the data is attributed to a known radial nonuniformity in the B dopant distribution of the samples.
The peak voltages measured for all the samples shifted to higher voltage with increasing diode area due to series resistance. By plotting the peak voltage versus the peak current as a function of diode diameter, the slope of the curve yields an intrinsic series resistance of 5 ⍀ in the measurement setup. The extrapolated intrinsic peak voltage for TD2 annealed at 700°C was found to be 0.33 V, from the y intercept, which agrees favorably with the predicted value obtained from theoretical modeling, Fig. 2 .
It should be noted that the I -V characteristics for all the diodes measured in this study were repeatable and stable. Some RITDs were tested continuously for up to 1 h and without degradation in PVCR. Also, the yield of RITDs exhibiting NDR behavior is estimated over 95% from the samples annealed at 700 to 800°C. Figure 3 shows an overlay of the I -V characteristics obtained from six representative RITDs from TD2 ͑annealed at 700°C͒ to illustrate NDR reproducibility.
In conclusion, NDR behavior at room temperature was observed in epitaxially grown Si/SiGe/Si heterostructure RITDs. The structures utilized an intrinsic Si 0.5 Ge 0.5 tunneling barrier and ␦-doped Si injectors. The placement of the ␦-doping plane offset into the Si injectors may have reduced the effect of impurity diffusion of dopants into the central device region. Low temperature epitaxial growth at 370°C allowed for a high incorporation of dopant species. Subsequent postgrowth anneals were found to activate the dopants and reduce point defect density, and an optimal anneal temperature appears to exist. NDR behavior was observed to be stable and repeatable. This study has demonstrated that SiGe RITD peak current density and PVCR can also be tailored by appropriate postgrowth processing. Tunnel diode/transistor logic (T13TL), realized to date in III-V material systems only, enhances any transistor technology [1] . Memory circuits incorporating low current density double barrier resonant tunneling diodee (DBRTDs) [2] and resonant interband tunneliig diodes (RITDs) [3] have been demonstrated with fewer transistorsand lower power dissipation than conventional CMOS SRAM or DRAM circuitry. H~h current density DBRTDs, in contrsst, have been shown to successfully improve the speed and power of logic circuitry such as multiplexer [4] and amdog-todigitai converters [5] . However, such technology will never reach mainstream CMOS or SiGe HBT technology unless a suitable Si-based negative dii%rentiai resistance (NDR) device can be developed.
Thw study extends the prelii work of the authors [6] , presenting improved epitaxialIy grown S1/S~.5Geo.5/Si resonant interband tunnel diodes (RITDs) with current densities which exceed any previously reported [7] for a Si-based NDR device. l?or the first time, the needs of Si-based TDTL circuits are beginning to be addressed. Two new classes of Si-based NDR devices are also reported here Si-onty RITDs and S1/SIo,5Gq.5 heterojunction Esaki tunnel diodes with a digitally graded superlattice (DG-SL). The key to achieving room temperature NDR is developing tight control of dopant proil.lesduring epitaxial growth. The structures presented here make use of 6-doping planes of B and Sb to reduce the doping requirements of the bulk regions and also to define the tunnel barrier. The use of a low substrate temperature (370°C) during molecuhm beam epitaxial (MBE) growth leads to higher dopant incorporation and minimizes the segregation of dopants, such aa Sb, during growth [8] . Post growth rapid thermal anneals (RTA) were employed to activate dopants and reduce point defect density. An intrinsic tunnel barrier was incorporated in all designs to reduce gap states and band tails in order to reduce the excess valley current, As will be shown in this study, precise control of the dopant profile, the material content of the tunnel barrier, and the device geometry are all critical to engineering the desired current density. Fig. 1 presents a schematic diagram of a design for a high current deusity RITD. The intrim4c tunnel region consists of a 2 run layer of strained, pseudomorphic S1O.5GOS cladded on either side with 1 nm of Si to separate the &doped layers from the heterointerface, The narrow bandgap Sio.5G~.s is used to enhance the current density, The depletion region and tunnel barrier are confined between the two &doped planes, F& 2 shows the calculated band diagram and resonant statea of the device assuming 1 rund~usive broadening of the &doped regions. The quantum charge was calculated for each band from the effective mass &MMi.nger equation and iterated to convergence with Poisson's equation. Secondary ion mass spectrometry (SIMS) depth profiliig was peribrmed on this structure after a 700°C 1 minute RTA which indicated significant segregation of the Sb during growth. A second band diagram of this structure was generated using the SIMS data, and is shown in F~g. 3. The later band diagram suggeststhat the quantum ccmiinementof the Sb &doping spike is lost due to dopant segregation during growth. As SIMS depth resolution is kncwn to suffer from knock-on effects, possibly exaggerating the degree of dopant segregation, an interpolation between the two band, diagrams of F@. 2 and 3 would be reasonable. If in t%ctthere is quantum confinement due to the Sb ddoping, the well is cmtainly more shallow than indicatd by the ideal band diagram of Fig, 2 . Fig. 4 shows a curve tracer plot of the I-V characteristics from a representative Si/Sio.sG~.5/Sl RfTD which exhibited a peak-to-valley current ratio (PVCR) up to 2.05 with a peak current density of 22 kA/cm 2. To the knowledge of the authors, thw current density exceeds any previously reported for a %-based NDR structure.
A Si-onlg version of the above device re@ted in an order of magnitude decrease in the current density which is still large for a Si-only tunnel diode. A schematic of the Si-ordy device is shown in Fig. 5 and a calculated bareddiagram using the expected dopant proille is shown in Fig. 6 . Optimal device performance was found to occur for a 625°C 1 minute RTA for the Si-ordy IUTDS. Fig. 7 shows representative I-V characteristics of these RITDs captured by a Hewlett-Packard 4142 Semiconductor Parameter Analyzer. ,4 PVCR up to 1.39 with a current density of 3.1 kA/un2 was observed.
Due to the Sb segregation, the depletion region and tunnel barrier of both the Si/Sii.GGeo.s/Si and the Si-only RITD widen several nm beyond that of the design. The authors have reason to believe that greater control over the Sb segregation can be obtained by a lower growth temperature. Furthermore, simulations show that the &doped platm can be placed closer and still maintain the built in voltage between them. Since tunnel current dependa exponentially on barrier width, there is room for one to two orders of magnitude increese in the current density for both the S1/Sii.5Gm.5/S1
and the Si-onlg RfTD. A final structure, a Si/SiO.~GeO,heterojunction Esald diode with a DG-SL, is shown in F%. 8. The structure was designed to take advantage of the natural band offsets between Si and SIO.5Ge0.5, which lowers the doping requirementson the P+ side of the junction. A 10 mu DG-SL was incorporated on the P+ side of the junction to reduce the barrier for holes to populate the valence bend well. In order to lower the current density, a 4 run intrinsic Si spacer was placed between the P++ and N++ layers. The band diagram of this structure is shown in Fig. 9 . Fig. 10 shows the I-V characteristics of representative tunnel diodee whkh had a PVCR up to 1.1!with a peak current density of 7.5 A/cm2, ahnost 4 orders of magnitude smaller than the Si/Sii.EGeO.@3 RITDs. The low current density of this structure makes it a potential design to optimize for memory applications.
In conclusion, the authors have demonstrated a family of epitaxially fabricated Si-based NDR. devicw operating at room temperature. The precise control of dopant profiles as a result of the low temperature growth and post growth heat treatments enables the engineering of current densities, something previously unattainable for Si-based NDR structures. The authors have further demonstrated devices which have current densities exceeding any previously reported in Si-based NDR structures. YWth further adjustments to the growth conditions and device geometries, this value is expected to exceed 105 A/cm2. Low current density devices suitable for memory applications have also been demonstrated, With this new fabrication technology, Si-besed TDTL circuitry may become a rea&ty.
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I. INTRODUCTION
T UNNEL diodes are undergoing a rebirth particularly in the III-V material systems where integrated tunnel diode/transistor circuits are showing promise for mixed signal [1] , [2] and memory [3] , [4] applications. However, the lack of a Si-based process compatible with CMOS or SiGe heterojunction bipolar transistor (HBT) technology has impeded similar efforts in Si. Many of the earliest Si-based tunnel diodes, including the Si Esaki diode with the highest reported peak-to-valley current ratio (PVCR) of 4.0 [5] , were fabricated via an alloying process. While this technique was adept at fabricating discrete devices, it was not suited for integrated circuit processing [6] . Valient attempts were made in the early 1990's to fabricate Si/SiGe resonant tunneling diodes (RTD's), but the lack of a material capable of achieving a conduction band offset prevented the realization of RTD's with PVCR's much greater than 1.2 [7] . A recent letter by the authors presented the room-temperature operation of -doped Si/Si Ge /Si resonant interband tunneling diodes (RITD's) which were fabricated epitaxially by low-temperature molecu- lar beam epitaxy (LT-MBE) [8] . As-grown samples showed no evidence of negative differential resistance (NDR). However, heat treatments in a rapid thermal annealing (RTA) furnace used for dopant activation and point defect reduction resulted in NDR behavior. PVCR's as high as 1.5 at a peak current density of 3.2 kA/cm were reported for a 1-min anneal at 700 C. Beyond this temperature, the current density was found to abruptly decrease by an order of magnitude. This letter builds upon the previous study, presenting epitaxially fabricated -doped RITD structures consisting purely of Si which exhibit NDR at room temperature. The key differences between the RITD's studied here and the previously reported Si/SiGe/Si RITD's are 1) a purely Si tunnel barrier eliminates critical thickness issues and strain associated with SiGe alloys, 2) strain relaxation during the RTA heat treatments is avoided, and 3) quantum confinement is not aided by the presence of a heterojunction discontinuity. The two structures presented, which will be referred to as SiTD1 and SiTD2, are shown in Fig. 1 . The only variation between the two structures is the tunnel barrier thickness, which is 4 nm of undoped Si for SiTD1 and 2 nm of undoped Si for SiTD2. As with the previously reported Si/Si Ge /Si RITD's, B and Sb -doped injectors are used to create confined states in the valence and conduction bands, respectively. Sb and B activation of the -doped regions is assumed to be 50%. X z denotes the conduction band minimums along the k z axis of the Brillouin zone, and X xy denotes the conduction band minimums along the k x and k y axes where z is the growth direction. SO denotes the split-off valence band-edge.
therefore, is also treated as the tunnel barrier. As Si has an indirect bandgap, the peak current in this structure is attributed to phonon assisted tunneling between the electron and light hole states [9] . The NDR in this structure results from a decrease in the tunneling probability with applied bias as these bands uncross.
II. EXPERIMENTAL SETUP
Epitaxial growth was achieved with a specially designed MBE growth system [10] using elemental Si and Ge in e-beam sources, elemental Sb in a standard Knudsen cell and elemental B in a high-temperature Knudsen cell. The structures were grown on 75-mm B-doped ( -cm) Si(100) wafers. Prior to growth, the substrates were prepared using a cleaning technique previously described [11] . The growths were initiated with a 2-nm undoped Si buffer layer grown at 700 C. The substrate temperature was then lowered to 540 C for the growth of a 70-nm B-doped p -Si /cm layer. The substrate temperature was further reduced to 370 C for the remainder of the sample growth. This included a Bdoped layer /cm an undoped tunneling barrier (see Fig. 1 ), an Sb -doped layer /cm and a 100-nm Sb-doped n -Si /cm contact layer. All regions of the sample were grown at a rate of 0.1 nm/s. Furthermore, with the exception of the lack of Ge in SiTD1 and SiTD2, their growth and doping was essentially identical to that of the previously reported Si/Si Ge /Si RITD's.
A series of samples were annealed under a 15% H 85% N ambient in an AG Associates Heatpulse 610 Rapid Thermal Annealing Furnace. The anneal time of all samples was fixed at one minute. Anneal temperatures of 500, 550, 600, 650, and 700 C were employed in this study. Control samples without heat treatment were also fabricated for SiTD1 and SiTD2.
Al dots with diameters of 5, 10, 18, 50, and 75 m were patterned on the surface of the wafer via a standard contact lithography/liftoff process. The samples were dipped in a buffered oxide etch prior to metallization to remove the native 
III. RESULTS AND DISCUSSION
Room temperature current-voltage ( ) chacteristics were measured both with an HP 4142 Semiconductor Parameter Analyzer and a Textronix curve tracer. In contrast to the previous study, NDR behavior was observed in the control samples which were not heat treated. However, NDR was only evident in the 5-and 10-m diameter diodes of the control samples, and the observed PVCR from these samples was barely greater than one. Post-growth heat treatments substantially improved the device performance. Table I summarizes the peak current density valley current density and PVCR of 18 m diameter diodes resulting from each anneal temperature employed on SiTD1 and SiTD2. The largest combination of and PVCR occurred after a 600 C, 1-min anneal for both SiTD1 and SiTD2; a PVCR of 1.38 with a of 1.36 kA/cm , and a PVCR of 1.45 with a of 9.4 kA/cm were observed for SiTD1 and SiTD2, respectively. Anneal temperatures above this optimal value led to lower values of It should also be noted that the degradation of Si RITD's occurred at an anneal temperature 100 C below that of the Si/Si Ge /Si RITD study [8] , possibly because the diffusion of B is more rapid in bulk Si than in Si Ge alloys [12] . Spacer thickness had a significant influence on and Fig. 3 shows an overlay of the characteristics of 10 m diameter diodes from SiTD1 and SiTD2, both annealed at a temperature of 600 C for 1 min. The current density of SiTD2 (10.8 kA/cm ) is almost an order of magnitude larger than that of SiTD1 (1.42 kA/cm Since the devices were grown under identical conditions with the exception of spacer thickness, the elevated current density of SiTD2 must be due to its thinner spacer. The fact that all entries from SiTD1 in Table I have  smaller and values than corresponding entries from SiTD2 reinforces this conclusion. However, a reduction in spacer thickness did not yield as sharp of an increase in current density as the authors originally suspected. The may suggest that the depletion region for these structures extends beyond the -doping planes. With proper adjustments to the doping levels and to growth parameters, this problem may be avoided. The variation in peak voltage evident in Fig. 3 is attributed to the series resistance of the Al contacts.
A burn-in study was performed on a portion of SiTD2 annealed at 600 C. The devices on this sample were cycled between 1.5 and 1.5 V at a rate of 18 cycles/s for the first 20 500 cycles. The rate was then increased to 42 cycles/s for the duration of the measurements. A 0.47% reduction in and was observed over the first 20 500 cycles. The charactertistics then remained essentially unchanged after 83 800 cycles.
IV. CONCLUSION
In conclusion, Si RITD's were fabricated epitaxially and found to exhibit NDR behavior at room temperature. PVCR's up to 1.42 with a as high as 1.42 kA/cm and up to 1.41 with a as high as 10.8 kA/cm were observed after a 1-min 600 C anneal for 4-and 2-nm undoped Si spacers, respectively. The current density of the RITD's was found to depend on the thickness of the undoped Si spacer, allowing for engineering of the peak current density for specific device applications. Optimal anneal conditions may be affected by the interdiffusion of dopants, as device degradation occurred 100 C below the 700 C, 1-min optimal anneal previously reported for Si/SiGe/Si RITD's. The devices withstood a burn-in study which demonstrated their reliability for circuit operation. The device structure, as well its low temperature fabrication process makes it a strong candidate for integration in a CMOS or HBT fabrication line.
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Si resonant interband tunnel diodes grown by low-temperature molecular-beam epitaxy
Phillip E. Thompson Si resonant interband tunnel diodes that demonstrate negative differential resistance at room temperature, with peak-to-valley current ratios greater than 2, are presented. The structures were grown using low-temperature ͑320°C͒ molecular-beam epitaxy followed by a postgrowth anneal. After a 650°C, 1 min rapid thermal anneal, the average peak-to-valley current ratio was 2.05 for a set of seven adjacent diodes. The atomic distribution profiles of the as-grown and annealed structures were obtained by secondary ion mass spectrometry. Based on these measurements, the band structure was modeled and current-voltage trends were predicted. These diodes are compatible with transistor integration. © 1999 American Institute of Physics.
͓S0003-6951͑99͒01935-X͔
There is current interest in tunnel diodes, which have characteristics very useful to the circuit designer for applications such as embedded memory and signal processing. Recent review articles 1-3 discuss potential applications of this family of devices in Si. The first tunnel diode, the Esaki diode, 4 which is an intrinsically simple device consisting of a degenerately doped p/n junction, has not found wide use in integrated circuits because of the lack of an epitaxial formation process. Epitaxial processes have been used for Si-based resonant tunnel diodes ͑RTD͒, which have demonstrated hole tunneling, [5] [6] [7] [8] [9] [10] where the layers are grown on a Si substrate such that the Si barriers are relaxed and the SiGe well layer is compressively strained, and electron tunneling, 11, 12 where the barrier layers are relaxed SiGe and the Si well layer is under tensile stress. None of the hole RTDs have reported negative differential resistance ͑NDR͒ above a temperature of 77 K, which severely restricts the range of their application. The electron RTD reported by Ismail 11 had a peak-to-valley current ratio ͑PVCR͒ of 1.2 at 300 K, while the device reported by Matutinovic-Krstelj 12 only had NDR at temperatures less than 220 K. Additionally, the electron RTDs are not compatible with complimentary metal oxide silicon ͑CMOS͒ or heterojunction bipolar transistor ͑HBT͒ integration since they require a thick ͑Ͼ1 m͒ relaxed SiGe buffer layer. A recent device reported by Sardela 13 employing B ␦-doped layers in Si had NDR at room temperature, with a PVCR of 1.1 and a peak current density of 4.8 ϫ10 3 A/cm 2 . The exciting feature of the B ␦-doped device is that the structure is compatible with CMOS and HBT integration, although the PVCR must be increased for the device to be useful. The search, then, is for a Si-based tunnel diode which has improved electrical characteristics and which is compatible with transistor integration. In our initial study 14, 15 we investigated SiGe resonant interband tunnel diodes ͑RITD͒, similar to RITD embodiment originally proposed by Sweeney and Xu. 16 By using low-temperature ͑370°C͒ molecular-beam epitaxy ͑MBE͒, we were able to fabricate Si/Si 0.5 Ge 0.5 RITDs having, at room temperature, a PVCR of 2.05. By replacing the Si 0.5 Ge 0.5 with Si, we were able to produce a Si tunnel diode having a PVCR of 1.41. 15, 17 The performance of the tunnel diodes was found to depend strongly on the ␦-doping spacing and on the postgrowth annealing conditions. In this letter, we will demonstrate Si RITDs which have PVCR values greater than 2 without the added complexity of Ge. The Si RITDs were grown on a 75 mm Si ͑100͒ B-doped ͑0.015-0.04 ⍀ cm͒ substrate using solid-source MBE. Prior to entry into the specially designed MBE growth system, 18 the Si substrate was cleaned using a procedure previously described, 19 which resulted in a stable, hydrogen-terminated surface. Si was deposited by e-beam evaporation. The dopants, B and Sb, were obtained by evaporation of elemental sources in Knudsen cells. The substrate temperature during growth was monitored by an optical pyrometer which was calibrated by observing the eutectic temperatures of Au/Si ͑363°C͒ and Al/Si ͑577°C͒ on equivalent substrates.
The device structure employed in this study is shown in Fig. 1 . The key features of the growth which differentiate this from earlier structures are: ͑1͒ lower substrate temperature ͑320°C͒ during growth, which was employed to minimize the segregation of the dopants; ͑2͒ increased doping in the p ϩ ␦ layer; and ͑3͒ undoped layers surrounding the regions during which the Si flux was shuttered. Prior to device fabrication, portions of the samples were annealed to determine if postgrowth anneal improved the device characteristics, analogous to our previous RITD work. [14] [15] [16] Rapid thermal anneal ͑RTA͒ was employed using temperatures of 600, 650, or 700°C for a period of 1 min.
Atomic profiles were obtained by secondary ion mass spectrometry ͑SIMS͒ using a high-performance magnetic sector secondary ion mass spectrometer. The net impact energy of the primary beam, 3 keV O 2 ϩ , was selected in order to minimize profile broadening by ion-beam mixing. Depth scales were obtained from stylus profilometry ͑Ϯ3% uncertainty͒. The atomic carrier concentrations of B and Sb were calibrated with implant standards ͑Ϯ10% uncertainty͒. The electrically active portion of the RITD is the region which includes the n ϩ layer, the p ϩ layer, and the undoped spacer between them. This region is presented in Fig. 2 , for the as-grown sample ͑solid lines͒ and the sample which underwent RTA for 1 min at 700°C ͑dashed lines͒. Some of the width observed in the doping profiles is due to ion-beam mixing during the SIMS measurement. The portion of the dopant profiles extending into the sample are more affected by the SIMS measurement. It is observed that the B ␦-doped profile was affected by the RTA. The half width at half maximum, toward the surface, increased from 3 to 5 nm. There was a corresponding reduction in the peak B concentration from 3.6ϫ10 20 to 2.5ϫ10 20 /cm 3 . The differences observed between the as-grown and annealed Sb ␦-doped profiles are within the mutual uncertainties of the SIMS measurements. Based on the atomic distributions obtained by SIMS, the band diagrams for the RITD, as-grown, and after RTA for 1 min at 700°C, were generated by solving the effective-mass Schrödinger equation and corresponding quantum charge for each band and iterating to convergence with Poisson's equation. It was observed that, after anneal, the tunnel region becomes slightly wider due to the B diffusion. The current-voltage (I -V) curves were calculated with a two-band model using the light electron mass of 0.19 m 0 and the indirect band gap of 1.12 eV. While the direct tunneling two-band model is not the correct physics for Si, it should predict the correct trends in the magnitude of the current for different junction potentials. These calculations show the current being reduced after RTA, which is consistent with the wider tunnel region, but is inconsistent with the experimental data, as will be shown. The fabrication process for the RITDs has been previously described.
14 Room-temperature I -V curves were measured from the top of the mesa to the backside Al contact. I -V measurements for seven adjacent devices, having a diameter of 18 m, for the as-grown samples and for each anneal condition, are presented in Fig. 3 . It is seen that the as-grown RITDs do not exhibit NDR, but have I -V charac- teristics of backwards diodes. NDR was observed following a postgrowth RTA between 600 and 700°C. In the following discussion we focus on four characteristics of these curves: PVCR, the voltage V p at which the relative maximum in the current I p occurred, and the peak current density J p .
The average PVCR was 1.60, 2.05, and 1.45 after a 1 min RTA of 600, 650, and 700°C, respectively. These roomtemperature values are significantly larger than reported PVCR values for epitaxial Si tunnel diodes at any temperature. [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] 17 It is observed that V p shifted to larger values with higher anneal temperature. The plot of V p vs I p was linear. The intrinsic series resistance obtained from the slope of the curve had a value of 12.2 ⍀. The intrinsic peak voltage of the diodes was obtained from the intercept and had a value of 117 mV. This agreed well with the predicted value of 90 mV from the model. The peak current density increased with the anneal temperature from 5.7ϫ10 2 A/cm 2 after the 600°C/1 min anneal to 7.3ϫ10 3 A/cm 2 after the 700°C/1 min anneal. It is not clear why the device characteristics improved with anneal temperature. The diffusion of the B, observed by SIMS after the 700°C RTA, widened the tunnel junction by compensating the n-type dopants and should result in a lower peak tunnel current. The simplest explanation for device improvement is the reduction of defects and increased activation of dopants in the quantum wells by the anneal. In the band-structure diagram we assumed complete activation at the growth temperature based on prior work on highly doped thick layers. This assumption may not be valid for the ␦-doped layers and will be investigated further.
In summary, we have reported on the growth and characterization of Si RITD, which have significantly improved PVCR ͑Ͼ2͒ compared to previously reported epitaxial Si diodes. The growth was accomplished using low-temperature ͑320°C͒ epitaxy to minimize the segregation of the dopants, which, in turn, permitted a very high concentration of p and n dopants in the quantum wells. A postgrowth RTA between 600 and 700°C was required to observe NDR. The low growth and anneal temperatures and the thin epitaxial thickness requirement make these device suitable for CMOS and HBT integration. This work was supported by the Office of Naval Research, National Science Foundation, and Defense Advance Research Projects Agency. The authors thank Lt. Col. Gernot Pomrenke for his encouragement throughout the project. Recent developments in Si based tunnel diode technologies have made the realization of circuits incorporating both tunnel diodes and transistors feasible [1] [2] . Memory circuits incorporating low current density double barrier resonant tunneling diodes (DBRTDs) [3] have been demonstrated with fewer transistors and lower power dissipation than conventional CMOS SRAM or DRAM circuitry. High current density DBRTDs, in contrast, have been shown to improve the speed and power of logic circuitry such as multiplexers [4] and analog-to-digital converters [5] . However, such technology will never reach mainstream CMOS or SiGe HBT technology unless a suitable Si-based negative di®erential resistance (NDR) device can be developed.
A recent study by the authors presented the design of an n-on-p Si RITD layer with a peak-to-valley current ratio (PVCR) of 2.15 at a current density of 3 kA/cm 2 which was grown by molecular beam epitaxy (MBE) [6] . The schematic diagram of this structure, which is used as the base sample in the present study, is shown in Fig. 1 , and the current-voltage (I-V) characteristics of this layer are shown in Fig. 2 . Follow-up studies on this structure investigated additional tunnel barrier thicknesses of 4 nm, 8 nm, and 10 nm. In all samples, room temperature NDR was observed comparable to that of the baseline 6 nm RITD. Fig.  3 illustrates the exponential dependence of the current density on the tunnel barrier thickness. This¯gure clearly shows that simple adjustments to the tunnel barrier thickness can be made to tailor the performance for a particular circuit application.
However, growth of a complimentary p-on-n tunnel diode is problematic due to Sb segregation through the intrinsic tunneling spacer. This would result in unintentional incorporation and increased compensation by the segregated Sb and hence lower PVCR. A study, which will be published elsewhere, details a growth technique which overcomes these di±culties. The solution is to control the Sb segregation by employing multiple substrate temperatures during MBE growth. The Sb ±-doping plane is rst deposited at 320 ± C. This will minimize the degree of segregation, and ensure that a large percentage of dopants incorporate into the lattice during the growth of the Sb ±-doping plane. The Sb°ux will then terminate, and a¯xed length of Si (referred to as L1) will be grown at 320 ± C. The Si°ux will then be terminated for a stop growth. At this point, the substrate temperature is then elevated for the remainder of the sample growth, including the deposition of the B ±-doping plane. Thus, rather than dropping the substrate temperature to suppress Sb segregation, the substrate temperature is elevated to promote segregation while simultaneously minimizing Sb incorporation. Fig. 6 illustrates this process for the case which yielded the best results, an L1 length of 5 nm, and a length of 3 nm after the stop growth and prior to the B ±-doping plane. Fig. 5 shows the I-V characteristics of the p-on-n sample annealed at 575 ± C, 1 min. Note that the resulting PVCR of 2.1 and peak current density of 1.1 kA/cm 2 are comparable to that of the n-on-p 6 nm RITD shown in Fig. 1 . Following the success of the complementary p-on-n growth strategy, it was now possible to demonstrate the integration of two tunnel diodes in a single growth. The basic°ow and design presented here follow that of III-V RITDs [7] , presenting a symmetric pnp RITD structure. The motivation for developing this structure was to mimic the I-V characteristic of III-V RTDs which have NDR regions under forward and reverse bias. A Si-based structure with these properties would facilitate the development of a Goto-type memory cell [8] . Ideally, the PVCR and peak current density of the forward and reverse NDR regions should be nearly identical if the structure grown is symmetrical. Fig. 6 shows the ideal structure which in essence consists of two 6 nm Si RITD layers. As Fig. 6 illustrates, the growth of this sample combines the growth procedures for the devices shown in Figs. 1 and 4. Fig. 7 shows the I-V characteristics resulting from a 600 ± C, 1 min anneal for the pnp RITD. Note that when a forward bias is applied, the device nearer the surface (the top diode) will be under forward bias, and when a reverse bias is applied with respect to the layers, the device nearer the substrate (the bottom diode) will be under forward bias. As theorized, NDR is clearly present in the forward and reverse directions with a PVCR of 1.67 for the top diode and 1.37 for the bottom diode. An asymmetry is clearly present in the layer as the current density of the bottom diode (5.7 kA/cm 2 ) is over double that of the top diode (2.6 kA/cm 2 ). With growth modi¯cations it should be possible to achieve a symmetric I-V characteristic.
This simple example of integration has demonstrated that it is relatively straightforward to combine two growth templates in a single epitaxial run. An obvious extension to this study would be the growth of a Si/SiGe heterojunction bipolar transistor with a tunnel diode placed on the emitter for high frequency mixed signal applications. Relatively few changes to the growth template would be required to make the structure work. 
Abstract
Tunneling devices in combination with transistors offer a way to extend the performance of existing technologies by increasing circuit speed and decreasing static power dissipation. We have investigated Si-based tunnel diodes grown using molecular beam Ž .
epitaxy MBE . The basic structure is a p layer formed by B delta doping, an undoped spacer layer, and an n layer formed by Ž . Sb delta doping. In the n-on-p configuration, low temperature epitaxy 300᎐370ЊC was used to minimize the effect of dopant segregation and diffusion. In the p-on-n configuration, a combination of growth temperatures from 320 to 550ЊC was used to exploit the Sb segregation to obtain a low Sb concentration in the B-doped layer. Post-growth rapid thermal anneals for 1 min in the temperature interval between 600 and 825ЊC were required to optimize the device characteristics. J , the peak current p Ž . density, and the peak-to-valley current ratio PVCR , were measured at room temperature. An n-on-p diode having a spacer layer composed of 4 nm Si Ge , bounded on either side by 1 nm Si, had a J s 2. 
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Ž . E-mail address: thompson@estd.nrl.navy.mil P.E. Thompson . capacitor, and two tunnel diodes, reducing the device area by a factor of 2.2 and decreasing the standby w x current by a factor of 8 2 . Progress in this area has been limited by two primary factors. While Si Esaki tunnel diodes, based on a degenerately doped prn junction, have reported peak-to-valley current ratios Ž . PVCR ) 4, the lack of an epitaxial formation process prevents easy integration with CMOS. The second factor is low PVCR in Si tunnel diode configurations which are integrable with CMOS. The band offsets between Si and Si Ge are inadequate for significant Jorke 10 , which was a Si p -i-n junction, which resulted in a PVCR of 2 and a peak current density of 2 w x 0.8 kArcm . Sweeney and Xu 11 have proposed a Ž . resonant interband tunnel diode RITD structure, which combines the structure and behavior of both RTDs and Esaki diodes. The RITD is a double-well bipolar device, in which electrons in the n-type twodimensional quantum well resonantly tunnel through a barrier layer into the p-type quantum well, and vice w x versa 11 . In our work, we have used the Sweeny and Xu configuration, forming the two-dimensional quantum wells in Si by B and Sb delta doping and the barrier layer with a combination of Si and Si Ge , to 1y x x develop high performance, epitaxial Si tunnel diodes.
Experimental
The Si-based RITDs were grown using solid source MBE. Si and Ge were deposited by e-beam evaporation. The dopants, B and Sb, were obtained by evaporation of elemental sources in Knudsen cells. The substrate temperature during growth was monitored by an optical pyrometer which was calibrated by observing Ž . the eutectic temperatures of AurSi 363ЊC and AlrSi Ž . 577ЊC on equivalent substrates. Prior to device fabrication, portions of the samples were annealed to improve the device characteristics. Rapid thermal anneal-Ž . ing RTA was employed using temperatures from 575 to 825ЊC. Atomic concentration profiles were obtained Ž . by secondary ion mass spectrometry SIMS using a high-performance magnetic sector secondary ion mass spectrometer. The net impact energy of the primary beam, 3 keV O q , was selected in order to minimize 2 profile broadening by ion beam mixing. Depth scales Ž were obtained from stylus profilometry "3% uncer-. tainty . The atomic carrier concentrations of B and Sb Ž were calibrated with implant standards "20% uncer-. tainty in integrated area density .
Sb and B delta doping
Since Sb and B delta doping are fundamental to the structure of the RITD, a thorough investigation has been made into the activation and spatial distribution of the dopants. Doping of Si with Sb is problematic because of Sb's large surface segregation ratio, which is defined as the Sb surface coverage, normalized to the Ž . Ž 14 2 . number of Si 100 surface sites 6.8= 10 rcm , divided by the bulk Sb fraction, which is the Sb bulk doping concentration normalized to the atomic density w x w x of Si 12 . It has been shown previously 13,14 that the segregation of Sb in Si can be reduced by more than four orders of magnitude by lowering the surface tem-Ž . Fig. 1 
. a Hall measurements of Sb delta-doped Si grown at 320ЊC
Ž . and annealed at 500, 600, 700 and 800ЊC. b SIMS atomic concentration profile of Sb delta-doped Si as-grown at 320ЊC and after 10 min FA at 600 and 800ЊC. perature during growth from 550 to 320ЊC. Epitaxial growth can still be maintained at 320ЊC as long as a critical thickness for a specific growth-rate is not exceeded. For a growth-rate of 0.1 nmrs and a substrate temperature of 320ЊC, the critical thickness is approxiw x mately 120 nm 15,16 . To investigate Sb delta doping Ž . at 320ЊC, a Sb delta layer was grown on a Si 100 p-type Ž . 10᎐20 ⍀rcm wafer between a thick undoped Si buffer layer and a 30-nm undoped Si cap. Portions of the wafer were furnace annealed for 10 min in a N atmo-2 sphere at temperatures of 500, 600, 700, or 800ЊC or were rapid thermal annealed for 10 s in a N atmo-2 sphere in the same interval of temperatures. Room temperature Hall measurements were performed on three or four samples from each annealed condition and on as-grown samples. SIMS was also done on a representative sample from each anneal condition and on an as-grown sample. The results are shown in Fig.  1a,b . When the as-grown sheet carrier concentration is compared to the sheet Sb concentration, which is obtained by integrating the SIMS atomic concentration profile with respect to depth, the activation of the Sb was 100% if a Hall factor of 1.5 was used. We have used this value for the Hall factor in the evaluation of the annealed samples. It is observed in Fig. 1a that the   (   ) 
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147 w Ž . annealed samples both furnace annealed FA and x RTA have a maximum carrier concentration between 600 and 700ЊC and the mobility increased for anneals from 600 to 800ЊC. Unfortunately, variation of the Hall factor by the anneal affects both the measured values of concentrations and mobilities. However, the sheet resistance, which is not affected by the Hall factor, shows a pronounced minimum at 700ЊC for both RTA and FA. We observe some redistribution of the Sb after Ž . anneal Fig. 1b . After a 10-min 800ЊC FA the full width-half maximum of the SIMS atomic concentration profile has increased to 10.4 nm from 8.6 nm.
B delta doping was investigated in a similar manner. The initial experiment determined the maximum sheet concentration of B in the delta-doped layer, which was fully electrically active. Again choosing a growth temperature of 320ЊC to minimize dopant diffusion during growth, B delta-doped layers having a dopant sheet concentration of 10 14 rcm 2 , 3= 10 14 rcm 2 , and 5 = 10 14 rcm 2 were deposited and covered with a 10-nm Si cap. The Hall measurements revealed a linear increase in the carrier concentration with B concentration for sheet concentrations up to 3 = 10 14 rcm 2 . The anneal characteristics of a second set of samples, each having a B delta-doped layer of 3 = 10 14 rcm 2 covered with a 30-nm Si cap, were measured. A Hall factor of 0.6 was used to make the Hall measurements compatible with the integrated B atomic profiles obtained by SIMS. This value for the Hall factor is consistent with values used by other researchers investigating heavily B-doped w x Si 17 . The carrier concentration and mobility for samples which have undergone either a 10-min FA or a 10-s RTA are plotted in Fig. 2a . As with the Sb deltadoped samples, variation in the Hall factor with anneal may mask changes in the carrier concentration and mobility. Assuming that the Hall factor does not change, the carrier concentration variation is less than 10% about its average value, and may be accounted for by doping non-uniformity. The twofold increase in the mobility with anneal from 600 to 800ЊC is significant. The mobility increase is due to the reduction of point defects and to the diffusion of B, Fig. 2b , which reduces the average ionized impurity scattering. The key results from the Sb and B delta doping investigation were used to design the structures of the RITD and explain the diode characteristics. 
Re¨iew of pre¨ious work
We initially reported a SirSi Ge RITD with a 
Ž .

Fig. 2. a Hall measurements of B delta-doped Si grown at 320ЊC
Ž . and annealed at 500, 600, 700 and 800ЊC. b SIMS atomic concentration profiles of B delta-doped Si, as-grown at 320ЊC and after a 10-min FA at 700ЊC. . Si Sb-doped 4 = 10 rcm . In order to obtain NDR we grew most of the structure at 370ЊC and followed with a 1-min RTA at 700ЊC. An equivalent structure Ž . was grown with only Si spacers 2 or 4 nm between the delta-doped layers and the PVCRrpeak current densities were 1.45r9.4 and 1.38r1.36 kArcm 2 , respectively w x 19 . By lowering the substrate temperature during growth to 320ЊC, increasing the doping in the p q delta layer to 3 = 10 14 rcm 2 , and placing undoped layers surrounding the delta-doping planes, we were able to fabricate Si RITDs with an average PVCR of 2.05 with 2 w x a peak current density of 2.4 kArcm 20 . The Si RITD required a post-growth 1 min RTA between 600 and 625ЊC to achieve optimum performance. Duschl w x and colleagues 21,22 have investigated similar structures followed by the post-growth anneal, but used P as the n-type dopant and have obtained impressive results of 5.45 PVCR and 8 kArcm 2 peak current density.
SiGe RITD with sharper Sb delta-doped layers
We have attempted to improve our device results by making adjustments to our structure to reduce the valley current while maintaining the peak current. The Si, all grown at 320ЊC. The Sb delta doping was 1 = 10 14 rcm 2 , during which temperature was lowered from 320 to 250ЊC in an attempt to compensate for the w x higher segregation ratio of Sb compared to P 23 . We further sharpened the Sb n q doping spike by growing 4 nm of Si at 250ЊC with the Sb shutter closed, doping the Si with the segregating Sb. Then the temperature was raised to 350ЊC to increase the Sb segregation, reducing the Sb incorporation. The Sb shutter was opened and a 100-nm n q layer having a concentration of 3 = 10 19 rcm 3 was grown. The structure is shown in Fig. 3a and a high resolution transmission electron micrograph of the delta-doped region of the as-grown sample is represented in Fig. 3b . It is observed that the sample is still crystalline, even though portions were grown at a temperature of 250ЊC. The as-grown sample did not have NDR. Portions of the wafer were annealed for 1 min at temperatures from 650 to 825ЊC. The current᎐voltage curves are shown in Fig. 4a and the peak and valley current densities and PVCR as a function of anneal temperature are represented in Fig.  4b . It is observed that the maximum PVCR is still only slightly greater than two in spite of our efforts to make the Sb doping spike sharper.
The anneal characteristics of our Sb-doped RITDs, as shown in Fig. 4b , are consistently different than the anneal characteristics reported for the P-doped tunnel w x diodes 21 . For example, in Fig. 4b the peak current Ž . Fig. 3 . a Schematic of SiGe RITD designed with sharper Sb delta-Ž . doped layer. b HRTEM micrograph of the SiGe RITD, schematic in 3a.
Ž .
Ž . Fig. 4 . a I᎐V of the SiGe RITD after 1 min RTA. b Peak and valley current density and PVCR as a function the RTA anneal temperature.
density increased with anneal temperature up to a maximum and then decreased with higher anneal temperatures. The valley current density followed the temperature trend of the peak current. The maximum in PVCR was observed after the 800ЊC RTA. However, the peak current of the P-doped tunnel diodes remains almost constant at temperatures up to 680ЊC, while the w x valley current shows substantial decrease 21 . At temperatures higher than 680ЊC, both the peak and valley currents decrease. The decrease in the peak with high temperature anneal observed in both Sb-and P-based Ž . diodes is due to dopant diffusion see Fig. 2b increasing the width of the depletion layer and, therefore, reducing the tunneling probability. The explanation for the low temperature anneal behavior of the valley current in P-doped tunnel diodes is the reduction of point defects formed during the low temperature MBE w x growth 22 . The question remains: Why do the peak currents in the Sb-doped RITD increase with anneal temperature? Between 650 and 775ЊC, the peak current has increased by a factor of 5. From the activation studies presented above, there does not seem to be a sufficient increase in the dopant concentrations to account for the increase in current. We have attempted numerous growth schemes, such as increasing the substrate temperature during the growth of the region between the delta-doped layers, to change the point defect concentration, but observed no improvement in device performance. There is one difference between Sb and P that cannot be ignored: Sb is a much larger atom. An Sb concentration of 1 = 10 20 rcm 3 in Si results in a strained layer with an excess lattice paramey4 w x ter of 10 nm 14 . At this point we can only speculate that the strain in the as-grown Sb delta-doped layer and its change during anneal may affect the tunnel and excess currents.
p-on-n Si RITD
In order to easily incorporate the RITD into a circuit, it is necessary to have a p-on-n configuration as well as an n-on-p. The concern is how to deposit the Sb first and not have the segregating Sb component interfere with either the undoped spacer layer or the B doping layers. We have chosen to exploit the temperature sensitivity of the Sb segregation to keep the Sb concentration low in those regions. After the growth of q Ž . a thin buffer layer at 650ЊC on an n Si 100 substrate, the temperature was dropped to 320ЊC for the deposition of the Sb delta-doped layer. Keeping the substrate temperature at 320ЊC, but with the Sb shutter closed, a layer L1 was grown to incorporate the segregating Sb. Then, the substrate temperature was raised to 550ЊC, at which temperature the segregation ratio of Sb increased by four orders of magnitude and a second undoped Si layer, L2, was grown. Finally the B deltadoped layer and the p q contact layer were grown, all at 550ЊC. Complete details of this work may be found w x elsewhere 24 . The SIMS atomic profile of a structure with L1 and L2 equal to 5 and 3 nm, respectively, and the current᎐voltage curve are represented in Fig. 5a ,b. NDR was observed in the unannealed samples. The maximum PVCR of 2.0 was observed after a 575ЊC, 1-min RTA, and the peak current density was 1.6 kArcm 2 . The maximum peak current density of 2.6 kArcm 2 was observed after a 650ЊC, 1-min RTA and the PVCR was 1.7.
Summary
Si-based RITD were fabricated using Sb and B delta doping and a Si or SirSiGerSi spacer layer. A postgrowth RTA between 600 and 800ЊC was required for optimum device performance. The effect of the anneal on device current᎐voltage characteristics was substantially different for the Sb-based tunnel diodes compared to P-based tunnel diodes. Both the peak current, which is the tunnel current, and the valley current increased with anneal temperature until device performance was eroded by impurity diffusion. By exploiting Ž . the segregation of Sb, we were able to fabricate a p-on-n tunnel diode to complement the n-on-p structures. 1-8 One common feature of these tunnel diodes is their delta-doped [1] [2] [3] [4] [5] [6] [7] or heavily doped 8 contacts. The delta doping gives rise to potential wells on either side of the tunnel junction. The electron transport is an indirect (X Ϫ⌫), phonon assisted, interband tunneling process. It has not been understood how the potential wells in the contacts affect the current-voltage (IϪV) response compared to that of a traditional tunnel diode with bulk doping in the contacts. If confined levels existed in the potential wells, one might expect to see structure in the IϪV as the levels uncross, but it was an open question as to where in the IϪV the structure would appear. It also seemed possible that the quasi-twodimensional ͑2D͒ nature of the contacts might affect the magnitude of the current. In response to these questions, we present full-band calculations of indirect, phonon assisted tunneling. The results show where in the IϪV curve the structure occurs, how the magnitude of the current is affected, and how the structure is removed from finite lifetime effects.
Our approach uses the nonequilibrium Green function formalism with a second neighbor sp3s* planar orbital basis. [9] [10] [11] The sp3s* parameters are optimized using a genetic algorithm. 12 The Green function formalism allows us to model the finite lifetime in the quasi-2D contacts using the generalized boundary conditions described in Refs. 10 and 13.
The deformation potential phonon assisted tunneling current is given by the following expression: Equation ͑1͒ is calculated independently for each phonon type. The direct tunneling current from the two longitudinal X valleys of the conduction band ͑the two valleys labeled X 2 in the inset of Fig. 1͒ to the ⌫ valley of the valence band is also calculated using the approach described in Ref. 10 .
Two different phonons provide the main contribution to the current, the transverse acoustic ͑TA͒ phonon with an energy of 18.4 meV and the transverse optical ͑TO͒ phonon with an energy of 57.6 meV.
14 Using the simplest deformation potential concept, and values from Ref. 15 , one can estimate a value of D t K for the interband ͑100͒ TA phonon to be 2.45ϫ10 8 eV/cm. There exists no similar method to estimate the matrix element for the TO phonon. However, we know experimentally that the contribution to the total current from the TA and TO phonons is almost equal. 16 We use this fact to estimate a value of D t K for the TO phonon by comparing the two numerically calculated current contributions. We estimate the value to be 5.6ϫ10 8 eV/cm. The band diagram shown in Fig. 1 of the Silicon tunnel diode reported in Ref. 4 is calculated from Poisson's equation using the secondary ion mass spectroscopy ͑SIMS͒ doping profile measured after a 700°C rapid thermal anneal assuming complete dopant activation. 4 All calculations use a temperature of 300 K. Because of the confinement in the ␦-doped contacts, we will refer to this device as a resonant interband tunnel diode ͑RITD͒.
1 To compare the calculated IϪV of this device with a traditional tunnel diode with bulklike contacts, which we will refer to as an Esaki diode, we modify the band profile shown in Fig. 1 by attaching flatbands at the deepest point in the electron well and the highest point in the hole potential well. Thus, the deep wells are replaced with equivalently deep three-dimensional regions. This comparison can be viewed as a numerical gedanken experiment since the delta doping is used precisely for the reason that equivalently heavy bulk doping has not yet been achieved.
To observe the structure in the RITD IϪV and its disappearance with finite lifetime broadening, the RITD contacts are modeled using five different values for the scattering lifetime resulting from the heavy doping: 165, 66, 33, 7.3, and 4.3 fs. The measured Hall mobility in the Sb-doped well is 30 cm 2 /V s 17 which, using the relation ϭe/m*, results in an estimate for of 4.3 fs. The Esaki diode is modeled with the 165 fs lifetime.
The calculated components of the RITD IϪV with the 165 fs lifetime are shown in Fig. 2 . Note that the axis for the direct current is in units of mA/cm 2 , whereas the axis for the phonon assisted components is in units of A/cm 2 . The direct component of the current is approximately five orders of magnitude smaller than the phonon assisted components. Low-temperature measurements made on similar devices 18 show that the ratio is significantly larger than that observed in the alloyed tunnel diodes of the 1960s; 16 however, it does not appear to be more than two orders of magnitude. The discrepancy could be the result of elastic intervalley scattering processes which are not included in these simulations.
Structure is observed in the IϪV components, most noticeably in the negative differential resistance ͑NDR͒ region. This is different than that observed for intraband 2D-2D tunneling where the features occur on the positive differential section of the IϪV curve ͑compare, for example, Fig. 4 of Ref. 13͒. Roughly speaking, the difference lies in the fact that the quantized states are the bottom of 2D subbands which are now inverted from each other as illustrated in the inset of Fig. 2 .
The total currents for the Esaki diode and the RITDs with contact lifetimes of 165, 33, 7.3, and 4.3 fs are shown in Fig. 3 . The 66 fs RITD is left out for clarity. Weak structure appears in the 165 and 66 fs RITD IϪVs. Some cancellation Last, we compare the simulated peak current and voltage with the experimental data. When the experimental IϪV is corrected for series resistance, the experimental peak voltage is approximately 100 mV and the peak current is 7000 A/cm 2 . The simulated peak voltage ranges between 80 and 115 mV from the longest to the shortest contact lifetimes, and the simulated peak current ranges between 650 and 1275 A/cm 2 . There are several factors which affect the calculated current density. The current is directly proportional to the square of the deformation potentials for which we made a rough estimate. The actual dopant distributions are sharper than the SIMS profiles. The current will have an exponential dependence on the accuracy of the evanescent dispersion at X and ⌫. These uncertainties and the exponential dependence of tunneling current on material parameters and geometry can account for the discrepancy in the calculated and experimental current.
In conclusion, we have presented simulations of traditional Si tunnel diodes and RITDs using modern full-band quantum device modeling methods. The quasi-2D nature of ␦-doped contacts gives rise to weak structure in the currentvoltage curve mostly in the NDR region. However, the structure quickly disappears when realistic finite lifetime effects are included in the contacts. ''p-on-n'' Si interband tunnel diode grown by molecular beam epitaxy
I. INTRODUCTION
Recently there has been significant activity pursuing room temperature operation of Si and SiGe interband tunnel diodes. [1] [2] [3] [4] [5] The devices are particularly attractive for integration with Si-based microelectronic circuits and continued progress has seen the peak-to-valley current ratio ͑PVCR͒ exceed 5. The structure first demonstrated by Rommel et al. 1 consists of diametrical n-and p-type ␦-doped layers separated by a narrow intrinsic barrier layer with similarities to an Esaki tunnel diode. To date, these devices have been grown by molecular beam epitaxy ͑MBE͒ in an ''n-on-p'' configuration, i.e., with the n-type ␦-doped layer grown last to avoid segregation of the dopant ͑either Sb or P͒ into the barrier layer even at the very low growth temperatures ͑р400°C͒ commonly used. The p-type dopant B exhibits significantly less surface segregation and well controlled ␦-doped profiles are routinely grown. To increase the versatility of these devices and produce complementary tunnel diode structures, a novel growth technique is reported here for the fabrication of ''p-on-n'' interband tunnel diodes. The technique exploits surface segregation properties of Sb during Si MBE growth to produce sharp ␦-doped profiles adjacent to and preceding the intrinsic barrier layer.
Achieving sharp, arbitrary n-type doping profiles during Si and SiGe MBE is challenging and several approaches have been investigated to overcome the high surface segregation ratio of P, As, and Sb. 6 Such approaches include low temperature MBE, 7 ''buildup,'' and ''flash-off'', 8 and in situ ion implantation. 9 Each has its limitations and for the latter technique it is one primarily of cost and complexity. Low temperature epitaxy ͑LTE͒ is a simple technique where the low growth temperature kinetically limits surface segregation processes. Film quality is however compromised in return for achieving active Sb doping levels in excess of 5 ϫ10 20 cm Ϫ3 . LTE is most useful for producing low resistance contact layers since these layers are typically grown last in the layer sequence and do not jeopardize the integrity of preceding layers. For the ''n-on-p'' tunnel diodes reported previously, sharp n-type ␦-doping profiles are produced with LTE by interrupting growth, depositing a partial monolayer of either Sb or P, and resuming epitaxy. Surface segregation of n-type dopants decreases significantly at low temperature but still exists and leads to a significant segregation ''tail'' following growth of the ␦-doped layer. Buildup and flash-off techniques were employed in the infancy of Si MBE and as the terms imply involve building up certain coverage of dopant on the surface during a growth interruption, growing a given Si film thickness, and finally raising the substrate temperature to desorb the excess dopant. The technique indeed produces sharp doping profiles although the high temperature step leads to undesirable dopant diffusion and constrains the maximum carrier concentration to solid solubility limits. 10 For the tunnel diodes described here minimizing diffusion is critical. The strong temperature dependence of the surface segregation ratio has been exploited to obtain sharp n-type ␦-doped layers without the parasitic dopant tail. Figure 1 shows the measured surface segregation ratio r ͑ratio of surface N Surf to bulk N Bulk dopant concentrations͒ of Sb in Si as a function of growth temperature. It can be seen that the surface segregation can be manipulated over 320-550°C for a potential four-orders-of-magnitude reduction in dopant incorporation. Additionally, there is a second effect that reduces the surface segregation ratio by up to a factor of 10: high dopant surface coverages reduce the surface free energy and the driving force for surface segregation, leading to the self-limiting segregation phenomenon. 11 This effect lowers the low temperature ͑Ͻ400°C͒ portion of the curve in Fig. 1 by nearly ten times for surface concentrations exceeding 2 -3ϫ10 14 cm Ϫ2 . 7 In this work, these phenomena are exploited and low temperatures ͑320°C͒ are employed to incorporate Sb into ␦-doped layers. The dopant tail is virtually eliminated by cycling to moderate substrate temperatures ͑550°C͒ that considerably reduce Sb incorporation, inducing residual dopant to ''float'' on the growing surface while simultaneously minimizing dopant diffusion. 
II. EXPERIMENT
The growths were performed in a MBE system equipped with solid source electron beam heated Si and Ge crucibles. Sb was evaporated from a conventional effusion cell and B from a high-temperature effusion cell. Growth temperature was controlled by a pyrometer and calibrated by Au-Si and Al-Si eutectic points. For all the growth experiments described below, 75 mm 0.01 ⍀ cm Sb-doped Si͑100͒ wafers were used. All wafers were cleaned with an HF-last process 12 and immediately loaded into the vacuum chamber. A schematic cross section of the layer structure is shown in Fig. 2 . Si buffer layer growth was initiated at 650°C and a 10 nm buffer was grown at which point another 10 nm of Si was grown while the substrate temperature was ramped down to 450°C. At this point growth was interrupted for the Sb ␦ doping. The temperature was lowered from 450 to 320°C while 3ϫ10 14 cm Ϫ2 Sb was deposited. Growth was resumed at 320°C following Sb deposition and a thickness L 1 ϭ2 or 5 nm of Si was grown. The growth was again interrupted and the temperature increased to 550°C at which point growth was resumed and a thickness L 2 ϭ3, 6, or 9 nm of Si was grown. Growth was then interrupted for B ␦ doping and 3ϫ10 14 cm Ϫ2 B was deposited. Growth was resumed and an undoped 20 nm Si layer was grown followed by a 50 nm p ϩ cap doped 1ϫ10 20 cm Ϫ3 . Portions of each wafer were given a 650°C 60 s rapid thermal treatment that, in the past, has been shown to achieve the highest negative differential resistance ͑NDR͒.
Simple mesas diodes were fabricated by first delineating circular Ti/Au contacts by lift-off lithography. The metal was also the self-aligned mask for subsequent plasma etching to isolate individual diodes with as-drawn diameters of 10, 18, and 50 m. Backside Al provided contact to the n ϩ substrate. Devices were characterized by current-voltage (I -V) measurements at room temperature. The dopant profiles were also characterized by secondary ion mass spectrometry ͑SIMS͒, using an O 2 ϩ ion beam with a primary impact energy of 3 keV at an incidence angle of 52°from normal.
III. RESULTS AND DISCUSSION
The strong increase in Sb surface segregation that is obtained by raising the substrate temperature from 320 to 550°C provides a corresponding reduction in dopant incorporation and thus doping concentration. Figure 3 shows a comparison of several SIMS profiles of diode structures to illustrate the efficacy of the thermal cycling approach. The effect of the parameter L 1 can be seen by comparing the Sb profiles of two p-on-n tunnel diodes with L 1 ϭ5 nm and L 2 ϭ3 nm ͓Fig. 3͑a͔͒ and L 1 ϭ2 nm and L 2 ϭ3 nm ͓Fig. 3͑b͔͒. TABLE I. Nominal layer specifications, measured ␦-doping peak separation, integrated Sb and B ␦-doping concentrations, peak tunnel current density, and peak-to-valley current ratio ͑PVCR͒ of tunnel diodes in this study. The measured ␦-doping peak separation and integrated Sb and B ␦-doping concentrations were averaged over two SIMS profiles except for sample No. 2/3 where only one run was performed. Measurement uncertainties are Ϯ1 nm for the peak separation, Ϯ20% for the doping concentrations, and better than 1 part in 10 4 for the electrical measurements.
Sample
No. Table I gives the layer parameters, the measured integrated dose of the Sb, and B ␦-doping profiles, measured peak separation, and diode characteristics, which are discussed below. Figure 3 and Table I show that by increasing the parameter L 1 from 2 to 5 nm, the incorporation of Sb increases by approximately a factor of 2 and approaches the nominal dose (3ϫ10 14 cm Ϫ2 ). The measured B ␦ dose is invariant as expected. Figure 3͑c͒ is a typical n-on-p tunnel diode grown by LTE at a growth temperature of 320°C and is shown to illustrate the improvement in abruptness of the Sb profile using the thermal cycling technique developed here. It can be seen that the broad tail is eliminated. Quantitative assessment of the profile abruptness using SIMS is difficult. Even for the conditions used here, SIMS-induced broadening masks the true ␦-doping profiles which are known to be much sharper than shown in Fig. 3 . The actual Sb doping concentration can be predicted from the known surface segregation ratio. The estimated dopant concentration is the ratio of the Sb ␦ dose to the surface segregation ratio. The actual surface segregation ratio is a nonlinear function of the dopant surface concentration above surface concentrations of 2ϫ10 13 cm Ϫ2 , the relevant regime for the epitaxial growth of these devices. A detailed analysis of the surface segregation ratio was previously performed by the authors. 7 For the growth conditions in this study (N Surf,Sb ϭ3ϫ10 14 cm Ϫ2 ) the surface segregation ratio r, at a growth temperature of 320°C, is approximately 5 ϫ10 Ϫ7 cm leading to a bulk concentration N Bulk,Sb of 6 ϫ10 20 cm Ϫ3 . The surface segregation ratio also represents the approximate thickness of Si required to incorporate most of the ␦ Sb dose, and explains why the profiles with L 1 ϭ5 nm have measured Sb doses close to the nominal deposited dose.
The variation in the above profiles had a strong effect on the electrical performance of the tunnel diodes. The I -V characteristics of ten diodes from sample No. 5/3 are shown in Fig. 4 , illustrating good uniformity in the NDR characteristics. The peak voltage ͑i.e., the voltage at which the NDR peak occurs͒ is shifted to higher voltage than is expected due to the combination of high series resistance and high peak current density J P . Table I gives the peak current density and PVCR averaged over at least ten diodes. In these diodes the magnitude of the peak tunnel current density J P is affected by two primary components:
13 ͑1͒ the degenerate electron and hole concentration N, (J P ϳexp(ϪN Ϫ1/2 )) and ͑2͒ the spatial separation w of the degenerate doping peaks (J P ϳexp(Ϫw)). This is illustrated by the high peak current densities of sample Nos. 2/3 and 5/3, where the former has a narrow peak separation and lower doping concentration and in the latter the situation is reversed. In all other cases the peak current density falls off rapidly and finally for sample No. 5/9 no NDR is observable and the I -V characteristic is typical of a ''backward'' diode. The PVCR behavior is more difficult to predict but it is clear that the diodes with higher peak current density also have higher PVCR. The highest PVCR observed for any of the diodes fabricated here was approximately 2 ͑No. 5/3͒ and represents a significant advancement towards realizing complementary tunnel diode devices.
IV. SUMMARY
Si p-on-n interband tunnel diodes have been grown for the first time by MBE by exploiting the strong temperature dependence of the Sb surface segregation ratio. A thermal cycling technique was successfully developed that produced tunnel diodes with PVCR of 1.7 and peak current density of nearly 3 kA/cm 2 . It is expected that further improvements in the structure will push the PVCR up to that presently obtained with n-on-p diode configurations. Deep-level transient spectroscopy measurements were performed in order to investigate the effects of substrate growth temperature and dopant species on deep levels in Si layers during low-temperature molecular beam epitaxial growth. The structures studied were n ϩ -p junctions using B doping for the p layer and p ϩ -n junctions using P doping for the n layer. While the density of hole traps H1 ͑0.38 -0.41 eV͒ in the B-doped p layers showed a clear increase with decreasing growth temperature from 600 to 370°C, the electron trap density was relatively constant. Interestingly, the minority carrier electron traps E1 ͑0.42-0.45 eV͒ and E2 ͑0.257 eV͒, found in the B-doped p layers, are similar to the majority carrier electron traps E11 ͑0.48 eV͒ and E22 ͑0.269 eV͒ observed in P-doped n layers grown at 600°C. It is hypothesized that these dominating electron traps are associated with pure divacancy defects and are independent of the dopant species. 
Growth temperature and dopant species effects on deep levels in Si grown by low temperature molecular beam epitaxy
I. INTRODUCTION
Epitaxially grown Si, combined with SiGe alloys, is now widely used to realize nanometer and heterostructure devices such as heterojunction bipolar transistors [1] [2] [3] [4] and more recently resonant interband tunneling diodes ͑RITDs͒. 5, 6 SiGe devices are attractive to device engineers due to their compatibility with existing silicon processes and superior performance. Device performance is adversely affected by the presence of defects, because their energy levels, generally located near the midband, act as generation-recombination centers that can quench carrier lifetime and degrade device performance. Molecular beam epitaxy ͑MBE͒ has proven to be a good tool for producing high-quality epitaxial layers under nonequilibrium growth conditions. Low-temperature molecular beam epitaxial ͑LT-MBE͒ growth has been especially useful as device sizes scale down to a few nanometers. The overall amount of dopant concentrations achievable using epitaxial growth techniques is limited due to segregation and out-diffusion which become more pronounced at higher growth temperatures that are closer to equilibrium conditions. LT-MBE is a far-from-equilibrium growth technique that minimizes segregation and diffusion. Thus, the investigation of defects in LT-MBE-grown material can help to optimize the growth process for optimal device performance. For example, 5, 6 Si-based RITDs utilize ␦ doping via LT-MBE because it offers the opportunity to realize the high sheet carrier concentrations needed to achieve degeneracy (ϳ10 20 cm Ϫ3 ) for interband tunnel diodes. However, LT-MBE concurrently creates defects that lead to an elevated valley current by tunneling through defects in the forbidden band gap. This leads to a suppressed peak-to-valley current ratio ͑PVCR͒ figure of merit for the RITD. The most dominant defects in LT-MBE growth are point defects created by the limited adatom mobility on the epitaxial surface leading to vacancies and by the strains and stresses stemming from different atomic radii between Si and the dopants chosen. Defect complexes can arise from a combination of these defects. An effective method to study the electrical characteristics of defects is through deep-level transient spectroscopy ͑DLTS͒. 7 The DLTS technique has been widely used in many forms since its inception in 1974, since it provides useful information on the deep levels, including activation enthalpy, capture cross section, and density of defects or impurities. The aim of this paper is to present the characteristics of deep levels in Si and their dependence on MBE growth temperature as well as dopant species and propose their possible identifications and origins by comparing their properties with those of previously identified deep levels in MBE-grown Si. For the purposes of this investigation, DLTS provides energy information about the deep levels within the forbidden band gap that will be useful in subsequent device analysis.
II. EXPERIMENT
Two different types of step junction diode ͑SJD͒, p ϩ -n and n ϩ -p, were studied in this work. A p ϩ -n SJD structure a͒ Author to whom correspondence should be addressed; also at Department of Physics, Smith Laboratory, 174 W. 18th Avenue, Columbus, OH 43210-1106; electronic mail: pberger@ieee.org was prepared as a reference sample to compare phosphorus dopant effects on defects, while four n ϩ -p SJD samples grown at different substrate growth temperatures were prepared to study the temperature effect on defects. Boron and antimony were used as the p-type and n-type dopants for the n ϩ -p SJD structures, and boron and phosphorus for the p ϩ -n SJD structures, respectively. Sb segregation 8 made it difficult to reliably control the low n-type doping levels needed in p ϩ -n SJD structures, so they were not included in this study. All samples were grown in a Vacuum Generators V-80 molecular beam epitaxy system using solid sources. The schematics of the basic structures for DLTS studies are shown in Figs. 1͑a͒ and 1͑b͒ . For each n ϩ -p SJD structure, a 20 nm Si buffer layer was grown at 650°C on the p ϩ -Si substrate. During the temperature adjustment to the intended substrate temperature, an 18 nm B-doped layer was grown. The B-doped p layer of 200 nm thickness was grown at the substrate growth temperature T 1 , where T 1 was 370, 420, 500, or 600°C, with nominal doping concentration of 1 ϫ10 17 cm Ϫ3 . The thickness of the B-doped p layer was determined to be large enough so as to allow examination of the temperature effect upon deep-level defects and densities within the p layer. Subsequently, an Sb-doped n ϩ layer of 30 nm thickness was grown. For the Sb-doped n ϩ layer, the substrate temperature was decreased and fixed at 320°C to reduce Sb segregation during Si MBE growth. 8 The Sb doping concentration was targeted to be 1ϫ10 18 cm Ϫ3 . All growth was carried out at a rate of 0.1 nm/s. For the p ϩ -n SJD structure, basically the growth sequence was the same as for the n ϩ -p SJD structures, except for using P as the dopant for the n and n ϩ layers, and the differences are shown in Fig.   1͑b͒ . Ti/Au Ohmic contacts ͑150 m in diameter͒ were patterned photolithographically using lift-off and electron-beam evaporation while the backside Ohmic contacts of Ti/Au were made by deposition across the full surface. All diodes were formed by mesa etching and were approximately 300 nm deep. The wet etchant for mesa etching was HF:H 2 O:HNO 3 ͑1:100:100͒ by volume ratio and etch rates varied between 100 and 150 nm/min.
The I-V characteristics were first checked at room temperature by an Agilent 4156C parameter analyzer. A Bio-Rad DL4600 system with a 100 mV test signal at 1 MHz was used to measure the C-V and DLTS characteristics. The C-V data, used to calculate the carrier profile, were taken in the temperature interval of 100 to 350 K to establish if the carrier concentration was a function of temperature.
The principle of DLTS measurement is based on the physics of thermal emission and capture by traps and the associated junction capacitance variations. It depends on the repetitive filling and emptying of traps by the use of a bias voltage applied to a junction. The processes of carrier emission and capture in deep-level traps can be briefly described as follows for a deep electron trap. Under quiescent reverse bias conditions, electron traps in a part of the junction depletion region are occupied. By the application of a forward or reduced reverse bias pulse, the traps in the junction depletion region can be partly or fully filled. On switching back to the quiescent reverse bias, the traps emit electrons to the conduction band with a characteristic time constant , resulting in a transient change of the depletion layer width and diode capacitance. The decay time constant in the capacitance transient curve is a function of sample temperature. Thus, the DLTS spectrum, 7 a continuous temperature versus capacitance signal, can be obtained.
In the DLTS measurements, the temperature was varied from 100 to 350 K. Typical bias voltages (V b ) of Ϫ4.5 to Ϫ1 V were used with filling pulse heights (V f ) of Ϫ0.5 to ϩ0.5 V, a pulse width (W f ) of 0.1 or 1 ms, and a rate window of 50/s. In order to get the Arrehenius plots, rate windows were varied in the range of 4/s-1000/s and corresponding peak temperatures were recorded. The rate window is set by the DLTS instrumentation and determined by the two sampling periods at t 1 and t 2 between which the change in capacitance due to the capture/emission processes is measured. The rate window ͑i.e., 1/͒ is defined as ln(t 2 /t 1 )/(t 2 Ϫt 1 ). For a given rate window, there may be maxima ͑for majority traps͒ and minima ͑for minority traps͒ in the DLTS spectrum which are related to defects. Since the temperatures at which the minima and maxima occur are a function of the rate window, we can use Arrhenius analyses 7 to determine activation energies and capture cross sections for the traps ͑see below͒. 
III. RESULTS
A. As-grown n ¿ -p SJD structures at different substrate growth temperatures
Figures 2͑a͒-2͑d͒, present typical DLTS spectra measured on n ϩ -p SJD samples A, B, C, and D, respectively. As described before, samples A, B, C, and D are distinguished by the substrate temperature during the growth of the lightly doped p layer of 600, 500, 420, or 370°C, respectively. During the DLTS measurement, bias voltages were set such that minority carrier traps as well as majority carrier traps could be detected.
DLTS measurements for sample A, Fig. 2͑a͒ , which was grown at a growth temperature of 600°C, revealed two clearly discernible traps labeled E1 and E2 at around 225 and 150 K, respectively, when a filling pulse was swept from Ϫ1.0 or Ϫ1.5 V to ϩ0.5 V with a rate window of 50/s in the DLTS measurements. Since the E1 and E2 peaks appeared as negative peaks and these samples were n ϩ -p SJD structures, these traps are indicative of minority carrier ͑electron͒ traps. These electron traps were also found in the samples that were grown at 500, 420, and 370°C, Figs. 2͑b͒-2͑d͒. It is observed that the two peaks have little dependence on growth temperature, and show no shift in peak position for the four samples. In addition, the H1 peak was found in some of these samples. Since the H1 peak responds to majority carrier filling pulse and is positive, it represents the majority carrier ͑hole͒ traps observed in the B-doped p layers. The peak was not present in sample A, but was found in samples B, C, and D, over a broad range of measurement temperatures, 250-280 K, for the given rate window. It is also observed that the apparent intensity of the H1 peak increased as the growth temperature decreased.
The Arrhenius plots of T 2 /e n versus 1000/T for the major traps observed in MBE-grown n ϩ -p and p ϩ -n SJD structures are shown in Fig. 3 , revealing the activation energies E T and capture cross sections n or p , found in the samples studied. The Arrhenius plot is obtained from the emission time constant equation
The DLTS spectra of the MBE-grown Si:Sb,Si:B n ϩ -p step junction diodes ͑a͒-͑d͒ at substrate growth temperatures of 600, 500, 420, and 370°C, respectively. T g indicates growth temperature for each sample. The E1 ͓E C Ϫ(0.42Ϫ0.45) eV͔ and E2 (E C Ϫ0.257 eV) traps in the Si:B doped p layer were observed around 225 and 150 K, respectively. The H2 ͓(0.38Ϫ0.41) eVϪE V ͔ hole trap in the Si:B doped p layer was observed around 275 K and its density is strongly dependent on the substrate growth temperatures of the Si:B layer. The temperature variation in the DLTS measurements was set to vary from 100 to 350 K. Working voltages were set individually for each sample. Typical bias voltages (V b ) of Ϫ1.5 to Ϫ1 V were used with a filling pulse height (V f ) of 0.5 V, a pulse width (W f ) of 0.1 ms, and a rate window of 50/s. where ␥ n is a modified coefficient (v th 
, e n is the rate window ͑s Ϫ1 ͒, n , p are the electron and hole capture cross sections ͑cm 2 ͒, E C ϪE T is the energy needed for electron emission ͑eV͒, k is Boltzmann's constant (8.617ϫ10 Ϫ5 eV/K), m n is the electron density-of-states effective mass, 10 and T is the experimental temperature during the DLTS measurement at which a specific defect registers a peak/valley in the DLTS spectrum for a given value of the rate window. For hole traps, (E C ϪE T ) and the subscript n in Eq. ͑1͒ should be replaced by (E T ϪE V ) and the subscript p. /e n,p ) versus 1000/T Arrhenius plots determines the trap activation energy (E C ϪE T or E T ϪE V ). The intercept of the Arrhenius plots at 1000/Tϭ0 is ln͓1/(␥ n n )͔ and determines the capture cross section ( n or p ) of the observed trap. The energy levels measured are E1 ͓E C Ϫ(0.42Ϫ0.45) eV͔, E2 (E C Ϫ0.257 eV), and H1 ͓(0.38Ϫ0.41) eVϪE V ͔. The corresponding capture cross sections are n (E 1 ) (9.3 ϫ10 Ϫ15 Ϫ8.8ϫ10 Ϫ14 cm 2 ), n (E 2 ) (1.1ϫ10 Ϫ15 cm 2 ), and p (H 1 ) (1.9ϫ10 Ϫ18 Ϫ1.1ϫ10 Ϫ17 cm 2 ).
B. As-grown p ¿ -n SJD sample grown at 600°C of substrate temperature Figure 4 shows the DLTS spectra for the p ϩ -n SJD sample grown at 600°C. Like the n ϩ -p SJD structures, no other heat treatment has been added after growth was completed. During the measurement, the majority carrier pulse was set to have a V b of Ϫ4.0 V and a V f of ϩ0.5. Several DLTS peaks, labeled E11, E22, E33, and E44, were observed. In this article, the discussion of the traps found in the p ϩ -n sample will be limited to E11 and E22. Since all the peaks are positive and this sample has a p ϩ -n SJD structure, those peaks are expected to indicate majority electron traps in the P-doped n layer. No minority carrier peak with concentration above 10 13 cm Ϫ3 was revealed. A dominant DLTS peak, labeled E11, emerged as the measuring temperature reached 220 K. Despite the fact that this peak represents majority electron carrier traps in the lightly P-doped layer, the calculated activation energy level of E C Ϫ0.48 eV and capture cross section (8.4ϫ10 Ϫ14 cm 2 ) using Eq. ͑1͒ are similar to those of the E1 trap which was indicative of a minority carrier electron trap measured in the lightly B-doped p layer of the n ϩ -p SJD structures, Fig. 2 . Another minor peak, E22, with an energy level of E C Ϫ0.269 eV reveals a similar equivalency to the E2 trap, observed in the n ϩ -p SJD structure. The Arrhenius plots for E11 and E22 are shown in Fig. 3 .
The observed characteristics of electron and hole traps, including activation energy levels, capture cross sections, and minimum trap densities, are listed in Table I . Since the trap level may not be completely depopulated or filled by the emission and capture of carriers during the DLTS measurement, the measured trap density is only a lower boundary. For the traps E1 and E2 in the n ϩ -p SJD structures, the trap density values listed in Table I may be further suppressed by the limited number of minority carriers injected from the n ϩ layer, making the trap density difficult to estimate. Table I also compares the relative H1 trap density within the B-doped layer as a function of MBE growth temperature. According to the C-V measurements taken in the temperature interval of 100-350 K, for the given samples, the carrier density was not found to change as a function of temperature.
FIG. 3. Arrhenius plots of T
2 /e n vs 1000/T for the deep levels of E1, E2, E11, E22, and H1 observed in MBE-grown n ϩ -p and p ϩ -n SJDs. The Arrhenius plots are obtained from peak position temperatures and rate windows used. The trap E11 is estimated to be an association of dopants with vacancy defects, created by thermal stresses due to low growth temperature and the strains stemming from the differences of the atomic radii of Si and dopants. The trap E1 is estimated as a pure doubly negatively charged divacancy V-V ͑Ϫ2/Ϫ͒ and E2 and E22 are estimated to be related to doubly negatively charged divacancies. The hole trap H1 is argued to be related to the impurities and/or vacancy defects. Energy levels obtained from the slopes of the plots and capture cross sections obtained from their intercepts of T 2 /e n at 1000/Tϭ0 are summarized in Table I .
FIG. 4.
The DLTS spectra of MBE-grown Si:B,Si:P p ϩ -n SJD grown at 600°C. The E11 (E C Ϫ0.48 eV) and E22 (E C Ϫ0.269 eV) traps were observed and reveal the existence of E centerϩV-V ͑0/Ϫ͒ complexes.
IV. DISCUSSION
So far, many defect research groups have studied defects in silicon grown by chemical vapor deposition ͑CVD͒, 11, 12 Czochralski ͑CZ͒ technique, 11 molecular-beam epitaxy, [13] [14] [15] [16] [17] [18] or ion implantation. 19, 20 But there remains some confusion in the literature about the role of dopants as a vacancy complex. Monakhov et al.
11 studied CVD-grown samples and CZgrown bulk samples by irradiating with protons to intentionally induce defects in the samples, while Larsen and co-workers 13, 14 used MBE-grown samples also irradiated by protons. Both samples had n-type Schottky diode structures and the DLTS technique was used to study defects in their work. In the work of Svensson et al., 19, 20 Si samples of n type grown by the CZ technique were ion implanted with low doses of various ions and defects were studied by DLTS. From the work above, the commonly presented result was the existence of two specific deep-level defects thought to be related to divacancy defects. 21, 22 Previous work has determined that a singly negatively charged divacancy V-V ͑0/Ϫ͒ is associated with a trap level located around 0.42 eV below the conduction band edge and a doubly negatively charged divacancy V-V ͑Ϫ2/Ϫ͒ is associated with a trap level located around 0.25 eV below the conduction band edge. 21 Two electron traps that have similar DLTS characteristics, as compared by their activation enthalpy and capture cross section, were detected in the MBE as-grown samples studied here, regardless of which dopants were used.
Vacancy-related defects during LT-MBE have been reported. [15] [16] [17] However, since different analytical techniques ͓optically detected magnetic resonance 16 and positron annihilation spectroscopy 17 ͔ were adopted to detect the defects, the vacancy defects were not represented by their activation enthalpy and capture cross section which is often more useful to the study of electronic materials for device applications. In this study, the electrical traps of MBE-grown Si were studied by the DLTS technique.
Based upon the similar electrical signatures, the E1 and E2 traps found in n ϩ -p diode samples grown at different temperatures, Figs. 2͑a͒-2͑d͒, are tentatively assigned to V-V ͑0/Ϫ͒ related complexes and V-V ͑Ϫ2/Ϫ͒, respectively. In addition, the E11 and E22 traps found in p ϩ -n SJD samples grown at 600°C, Fig. 3 , also display similar characteristics to a singly negatively charged V-V ͑Ϫ/0͒ and a doubly negatively charged V-V ͑Ϫ2/Ϫ͒, respectively. Another particular point is that, unlike previous work in which proton irradiation [11] [12] [13] [14] or ion implantation 19, 20 was used to create intrinsic defects, low MBE growth temperatures can cause the formation of well-known divacancy defects in asgrown samples. [15] [16] [17] Figures 2͑a͒-2͑d͒ show clearly that one positive peak, H1, indicating majority hole traps, is strongly dependent on the growth temperature employed. The H1 peak increases as the growth temperature decreases and reaches its highest level at the lowest growth temperature of 370°C. The E1 and E2 peaks, however, appear invariant to the growth temperature utilized. Two possibilities can be suggested to explain the independent electron trap peaks with respect to growth temperature. ͑i͒ Since the peaks respond to minority electron carrier emission injected with a forward injection pulse, only the lower limit of the trap concentrations for the E1 and E2 levels was detected. Therefore, the real E1 and E2 trap concentrations may exhibit a temperature dependence like H1, but be masked. ͑ii͒ The other possibility is that the highest growth temperature ͑600°C͒ among the samples is still low enough to saturate the defect formation rate. Thus, even at reduced growth temperatures, the amount of defects in all the samples is the same, provided that the other growth conditions are identical. But this is not a likely scenario. More studies will be performed with p ϩ -n SJDs grown at different growth temperatures, since the majority carrier trap concentration of E11 and E22 in a p ϩ -n diode ͑Fig. 4͒ is not limited by the applied pulse.
Many previous studies have mentioned the possibility of a dopant effect on the creation of singly negatively charged divacancy V ͑0/Ϫ͒ complexes. Larsen and co-workers 13, 14 used Sb as the n-type dopant for the MBE-grown p ϩ -n diode samples, where the observed E C Ϫ0.434 eV trap level using DLTS was tentatively assigned as an Sb-V (E center) ϩV-V ͑0/Ϫ͒; while Monakov et al.
11 studied P-doped p ϩ -n diode samples grown by chemical vapor deposition and found a trap at E C Ϫ0.44 eV using DLTS and tentatively assigned it as a vacancy donor pair ͑E center͒ overlapped with V-V ͑0/Ϫ͒. In our work, the existence of the E center ϩdivacancy complexes is well proved. E11 traps are located around E C Ϫ0.48 eV. These traps display similar characteristics to a divacancy V-V (0/Ϫ)ϩE center complex because TABLE I. Activation energy (E T ), capture cross section ( n,p ) as deduced from the Arrhenius plot, and its trap density, for the peaks E1, E2, E11, E22, and H1 found in the p ϩ Ϫn and n ϩ Ϫp diodes studied. The concentration of a trap is obtained directly from the capacitance change. 
